Reduced order modeling has become a vital tool for decreasing computational cost in time domain simulations. In this paper we present a Laguerre-Gram model-order reduction technique applied to admittance matrices of circuit interconnect lines. We show reduction results for a single line and for a system of two coupled lines but also an iterative solution for obtaining better low order approximations of delayed signals.
INTRODUCTION
The current tendency of the VLSI industry is to decrease component size while increasing working frequencies. Simple interconnects in these ever smaller, ever faster circuits may have effects such as delay, noise, reflections or cross talk. It often proves difficult and time consuming for a circuit designer to take these effects into consideration during simulation. Tools have therefore been developed to enable the approximation of full interconnect models by simpler, more versatile ones. The method we propose in this paper benefits from recent research on Laguerre representations [2] , [6] .
REDUCTION METHOD
Our aim is to approximate infinite or very high order functions ( ) s fˆ, representing admittances, impedances or system transfer functions, with rational models of an r order as low as possible. Finding an appropriate rational model, especially its denominator, is not a linear problem. The method we propose circumvents this difficulty. To start with, any function ( )
representing the Laplace transform of ( )
can be decomposed in a Laguerre series 
An interesting property of this operator is that it preserves the poles and natural frequencies of ( ) ... . Moreover, the method has the remarkable property of preserving system stability.
It is also worth noting that inner products can be expressed exclusively from the Laguerre spectrum of ( )
They are thus replaced by sums, in practice finite, and are therefore very easy to calculate.
REDUCTION METHOD APPLIED TO INTERCONNECTS

Reduced admittance models
Rather than consider the chain matrix or the voltage to voltage transfer function as done in previous work [4] , we chose to describe the interconnect by its admittance matrix:
12 11 (6) The first advantage of such a representation is that this matrix is persymmetrical, thus we obtain a complete description of the circuit with only two matrix terms. But what is even more important is that it greatly facilitates future work on passivity enforcement. For a system of n coupled lines we have an admittance matrix of irrational (infinite order) functions and is given by
where Z and Y are square matrices, their size given by the number of coupled lines. They represent the series and, respectively, parallel contributions of line parameters. In this paper we will only focus on the trans-admittance term Y 12 which contains a pure delay and is therefore much harder to approximate. The reduction algorithm used for Y 11 is identical and comparative results are available in [8] and [9] . Physically, Y 12 is the expression of a short circuit output current as a function of the input voltage. In this paper we will presume that the input voltage is a 1V step excitation applied at time 0.
Reduction results for a single line
We consider a 2 mm interconnect characterized by the following line parameters: R=72852 Ω, C=100 pF, L=1.08 µH. The step response for Y 12 is shown in figure 2 as well as the response of an order 30 reduced model. The overall MSE in this case is of 1.6%. On a more subjective level, it worth noting that both the delay introduced by the interconnect and the reflections remain visible on the reduced model.
Reduction results for two coupled lines
At this point we consider two coupled interconnect lines, identical to the one described in paragraph 3.2. M=0.804 µH and Cc=59.3pF are, respectively, the mutual inductance and the capacitance modeling the coupling effect. The configuration is shown in figure 3 . figure 5 we study the cross-talk current injected in the second line. We provide an order 30 reduced order model with an error of 4.1%.
The difference in terms of MSE between the models presented in figures 4 and 5 is explained by the presence of a second almost vertical front in cross-talk current which makes reduction more difficult in this case.
Iterative model reduction
Reduction methods have some difficulties dealing with a pure delay, especially when relatively small orders are desired. Previous works have suggested an improvement [4] . The original function is decomposed into several signals, corresponding to different propagation modes, delay is extracted on each of these signals which are then reduced sepparatly and a global model is finally reconstructed. But passivity enforcement becomes much more difficult in this case and the approach is not desirable if we are to find an equivalent circuit for the reduced model. A solution allowing us to obtain small order models that include delays relies upon an unexpected property of the Λ operator. The iterative application of this operator on a function, with a gradual decrease in order, may radically improve its efficiency, especially for signals containing delays. For example: rather than search for an order 12 reduced model of the original irrational function, we will search for an order 24 and then approximate this order 24 by an order 12 [9] . The improvement in terms of MSE can be important without drastically increasing computation time. The order 12 approximation shown in figure 6 is obtained by direct reduction and has a 6.3% error. We then perform an iterative reduction in 4 steps ( figure  7 ) with an initialization order of 24. The error decreases at 3.9%. The improvement is in fact quite visible when comparing the degree to which the two models preserve the effects of reflection. We also note that for longer interconnect lines the difference between iterative and direct reduction is even more striking [8] . Such cases are, however, less common in VLSI applications.
CONCLUSION
The model-order reduction technique presented here is essentially based on the use of a simple linear operator applied to a Laguerre representation. In the context of VLSI interconnections modeling we chose to work with the admittance matrix and we show that an iterative approach can decrease MSE for delayed signals. The perspectives of our work would be to find a simple equivalent circuit for the reduced model and to extend our method to more complex structures. We may also benefit from the fact that our method allows the frequency dispersion of R,L,C,G parameters to be taken into consideration while traditional segmentation methods do not.
